IO Interface


Q1.

Which one of the following facilitates transfer of bulk data from hard disk to main memory with the highest throughput?
GateOverflow

Q2.

Consider a computer system with DMA support. The DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals. Consider a 2 MHz processor. If 0.5% processor cycles are used for DMA, the data transfer rate of the device is __________ bits per second.
GateOverflow

Q3.

Of the following, which best characterizes computers that use memory-mapped I/O?
GateOverflow

Q4.

A processor is fetching instructions at the rate of 1 MIPS. A DMA module is used to transfer characters to RAM from a device transmitting at 9600 bps. How much time will the processor be slowed down due to DMA activity?
GateOverflow

Q5.

On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory. Initialize the address register Initialize the count to 500 LOOP: Load a byte from device Store in memory at address given by address register Increment the address register Decrement the count If count != 0 go to LOOP Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?
GateOverflow

Q6.

In DMA transfer scheme, the transfer scheme other than burst mode is
GateOverflow

Q7.

The size of the data count register of a DMA controller is 16 bits.The processor needs to transfer a file of 29,154 kilobytes from disk to main memory.The memory is byte addressable. The minimum number of times the DMA control lerneeds to get the control of the systembus from the processor to transfer the file from the disk to main memory is ____.
GateOverflow

Q8.

The ability to temporarily halt the CPU and use this time to send information on buses is called
GateOverflow

Q9.

Which of the following is an example of spooled device?
GateOverflow

Q10.

The device which is used to connect a peripheral to bus is known as
GateOverflow